Xilinx adds hardened IP to increase RFSoC performance for 5G

This post was originally published on this site

Xilinx has announced an enhanced Zynq RFSoC architecture to meet the requirements of a second wave of 5G. The ZynqRFSoC DFE integrates hardened digital front end application-specific blocks for 5G NR performance. It will operate up to 7.125GHz and is futureproofed for 3GPP and O-RAN radio architectures, says Gilles Garcia, director of Wired Communication, at …

This story continues at Xilinx adds hardened IP to increase RFSoC performance for 5G

Or just read more coverage at Electronics Weekly